




## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>6</sup> : <b>G05F 1/50, 3/335</b>	A1	(11) International Publication Number: <b>WO 00/26740</b> (43) International Publication Date: <b>11 May 2000 (11.05.00)</b>
(21) International Application Number: <b>PCT/US99/25720</b>		(74) Agent: <b>GOREN, David, J.; Fish &amp; Richardson P.C., Suite 100, 2200 Sand Hill Road, Menlo Park, CA 94025 (US).</b>
(22) International Filing Date: <b>1 November 1999 (01.11.99)</b>		
(30) Priority Data: 09/183,325 30 October 1998 (30.10.98) US 09/183,448 30 October 1998 (30.10.98) US 09/183,326 30 October 1998 (30.10.98) US 09/183,337 30 October 1998 (30.10.98) US		(81) Designated States: <b>AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).</b>
(71) Applicant: <b>VOLTERRA SEMICONDUCTOR CORPORATION [US/US]; Suite 202, 42840 Christy Street, Fremont, CA 94538 (US).</b>		
(72) Inventors: <b>BURNSTEIN, Andrew, J.; 575 Rengstorff Avenue #85, Mountain View, CA 94040 (US). SCHULTZ, Aaron, M.; 896 Coolidge Avenue, Sunnyvale, CA 94086 (US). CHRISTENSON, Michael; 1429A Martin Luther King, Jr. Way, Berkeley, CA 94709 (US). LIDSKY, David, B.; 5739 Colton Boulevard, Oakland, CA 94611 (US). STRATAKOS, Anthony; 39241 Red Hawk Ranch B201, Fremont, CA 94538 (US). SULLIVAN, Charlie; 7 South Park Street, Hanover, NH 03755 (US). CLARK, William; 35624 Terrace Drive, Fremont, CA 94536 (US).</b>		Published <i>With international search report.</i>

## (54) Title: METHOD AND APPARATUS FOR DIGITAL VOLTAGE REGULATION

## (57) Abstract

A digital voltage regulator has an input terminal (20) coupled to an input voltage source (12), an output terminal (22) coupled to a load (14), and a plurality of switching circuits (24) to alternately couple and decouple the input terminal (20) to the output terminal (22). An estimated current is calculated for each switching circuit (24), each estimated current representing a current passing through an inductor (34) associated with the switching circuit (24). A total desired output current to pass through the inductor (34) is calculated which will maintain an output voltage at the output terminal (22) substantially constant. The switching circuits (24) are controlled based on the estimated current and the total desired output current so that a total current passing through the inductor (34) is approximately equal to the total desired output current.



**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KR	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakhstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

**METHOD AND APPARATUS FOR DIGITAL VOLTAGE REGULATION**

5

Background

The present invention relates generally to voltage regulators, and more particularly to control systems for switching voltage regulators.

Voltage regulators, such as DC to DC converters, are used to provide stable voltage sources for electronic systems. Efficient DC to DC converters are particularly needed for battery management in low power devices, such as laptop notebooks and cellular phones. Switching voltage regulators (or more simply "switching regulators") are known to be an efficient type of DC to DC converter. A switching regulator generates an output voltage by converting an input DC voltage into a high frequency voltage, and filtering the high frequency voltage to generate the output DC voltage. Typically, the switching regulator includes a switch for alternately coupling and decoupling an unregulated input DC voltage source, such as a battery, to a load, such as an integrated circuit. An output filter, typically including an inductor and a capacitor, is coupled between the input voltage source and the load to filter the output of the switch and thus provide the output DC voltage. A controller measures an electrical characteristic of the circuit, e.g., the voltage or current passing through the load, and sets the duty cycle of the switch in order to maintain the output DC voltage at a substantially uniform level.

Voltage regulators for microprocessors are subject to ever more stringent performance requirements. One trend is to operate at higher currents, e.g., 35-50 amps. Another trend is to turn on or off different parts of the microprocessor in each cycle in order to conserve power. This requires that the voltage regulator react very quickly to changes in the load, e.g., several nanoseconds to shift from the minimum to the maximum load. Still another trend is to place the voltage regulator close to the microprocessor in order to reduce parasitic capacitance, resistance and/or inductance in the connecting lines and thereby avoid current losses. However, in order to place the voltage regulator close to the microprocessor, the voltage regulator needs to be small and have a convenient form factor.

In addition to these specific trends, high efficiency is generally desirable in order to avoid thermal overload at high loads and to increase battery life in portable systems. Another desirable feature is for the voltage regulator to have a "standby mode" which consumes little power at low loads.

5 Conventional controllers are constructed from analog circuits, such as resistors, capacitors and op-amps. Unfortunately, analog circuits are expensive and/or difficult to fabricate as integrated circuits. Specifically, special techniques are needed to fabricate resistors and semiconductor devices. In addition, analog signals can be degraded by noise, resulting in a loss of information.

10 In view of the foregoing, there is room for improvement in voltage regulators and control systems for voltage regulators.

### Summary

15 In general, in one aspect, the invention is directed to a method of operating a voltage regulator which has an input terminal coupled to an input voltage source, an output terminal coupled to a load, and a plurality of switching circuits to alternately couple and decouple the input terminal to the output terminal. The method calculates an estimated current for each switching circuit, each estimated current representing a current passing through an inductor associated with the switching circuit. A total 20 desired output current to pass through the inductors is calculated which will maintain an output voltage at the output terminal substantially constant. The switching circuits are controlled based on the estimated current and the total desired output current so that a total current passing through the inductors is approximately equal to the total desired output current.

25 In another aspect, the invention is directed to a voltage regulator having an input terminal coupled to an input voltage source and an output terminal coupled to a load. A plurality of switching circuits intermittently couple the input terminal and the output terminal in response to digital control signals. A plurality of filters, each including an inductor, provide a generally DC output voltage at the output terminal. 30 A plurality of current sensors generate feedback signals derived from the currents passing through the switching circuits. The digital controller receives and uses the

plurality of feedback signals to calculate an estimated current for each switching circuit. Each estimated current represents a current passing through the inductor associated with the switching circuit. A total desired output current to pass through the inductors is calculated which will maintain an output voltage at the output terminal substantially constant. The digital control signals are generated based on the estimated currents and the total desired output current so that a total current passing through the inductors is approximately equal to the total desired output current.

5 In another aspect, the invention is directed to a method of determining a total desired current through a switching circuit in a voltage regulator in order to maintain an output voltage at an output terminal substantially constant. The switching circuit intermittently couples an input terminal to be coupled to an input voltage source to the output terminal to be coupled to a load. The voltage regulator includes at least one capacitor coupled to the output terminal. A first output voltage is measured at the output terminal at a first time, and a second output voltage is measured at the output terminal at a second time. An estimated current representing the current flowing through the inductor is calculated, a capacitance current representing a current flowing to or from the at least one capacitor is calculated based on a difference between the first output voltage and the second output voltage, and a correction current is calculated based on a difference between a desired voltage and one of the first and second output voltages. The total desired current for the voltage regulator is calculated from the difference between the sum of the estimated current and the correction current, and the capacitance current.

10

15

20

25 In another aspect, the invention is directed to a voltage regulator. The regulator has an input terminal coupled to an input voltage source and an output terminal coupled to a load. A switching circuit intermittently couples the input terminal and the output terminal in response to a digital control signal. A filter provides a generally DC output voltage at the output terminal. A current sensor generates a digital first feedback signal representing the current passing through the switching circuit. A voltage sensor generates a second feedback signal representing the output voltage. A digital controller receives and uses the digital feedback signal to generate the digital control signal. The digital controller is configured to maintain the

30

output voltage at the output terminal at a substantially constant level.

In another aspect, the invention is directed to a voltage regulator having an input terminal coupled to an input voltage source and an output terminal coupled to a load. The voltage regulator has a plurality of slaves, each slave having a switching circuit to intermittently couple the input terminal and the output terminal in response to a digital control signal, a filter to provide a generally DC output voltage at the output terminal, a current sensor to generate a digital feedback signal representing the current passing through the switching circuit, and a digital controller which receives and uses the digital feedback signals from the slave plurality of slaves to generate the plurality of digital control signals. The digital controller is configured to maintain the output voltage at the output terminal at a substantially constant level.

In another aspect, the invention is directed to a method of operating a voltage regulator which has an input terminal coupled to an input voltage source and an output terminal coupled to a load. The input terminal and the output terminal are coupled intermittently by a switching circuit in response to a digital control signal. An output of the switching circuit is filtered to provide a generally DC output voltage at the output terminal. A digital feedback signal is generated representing the current passing through the switching circuit with a current sensor. A digital controller receives and uses the digital feedback signal from the slave to generate the digital control signal. The digital controller is configured to maintain the output voltage at the output terminal at a substantially constant level.

In another aspect, the invention is directed to a voltage regulator having an input terminal coupled to an input voltage source and an output terminal coupled to a load. A switching circuit intermittently couples the input terminal and the output terminal in response to a control signal. A filter provides a generally DC output voltage at the output terminal. A digital controller operates at a clock frequency  $f_{clock}$  which is significantly faster than a desired switching frequency  $f_{switch}$  of the switching circuit. Each clock cycle the digital controller receives a first digital feedback signal derived from an output voltage at the output terminal and a second digital feedback signal derived from a current passing through the switching circuit, and generates the control signal to control the switching circuit so that the output voltage is maintained

at a substantially constant level.

In another aspect, the invention is directed to a method of operating a voltage regulator which has an input terminal coupled to an input voltage source and an output terminal coupled to a load. The input terminal and the output terminal are

5 intermittently coupled by a switching circuit in response to a control signal. An output of the switching circuit is filtered to provide a generally DC output voltage at the output terminal. A digital controller is operated at a clock frequency  $f_{clock}$  which is significantly faster than a desired switching frequency  $f_{switch}$  of the switching circuit. The digital controller receives a first digital feedback signal derived from an output 10 voltage at the output terminal and a second digital feedback signal derived from a current passing through the inductor each clock cycle each clock cycle. The control signal is generated with the digital controller to control the switching circuit so that the output voltage is maintained at a substantially constant level.

In another aspect, the invention is directed to a method of estimating a current 15 passing through an inductor in a voltage regulator, the voltage regulator including a switching circuit to intermittently couple an output terminal to an input terminal. An initial estimated current is stored representing the current flowing through the inductor, and the initial estimated current is adjusted based on the status of the switching circuit to generate a new estimated current.

20 In another aspect, the invention is directed to a method of operating a voltage regulator having an input terminal to be coupled to an input voltage source, an output terminal to be coupled to a load, a switching circuit to couple the input terminal to an intermediate terminal, and a filter having an inductor to generate a substantially DC voltage at the output terminal. An initial estimated current is stored representing the current flowing through the inductor. The initial estimated current is adjusted based 25 on the status of the switching circuit to generate a new estimated current. A total desired output current to pass through the inductor is determined which will maintain an output voltage at the output terminal substantially constant. The switching circuit is controlled based on the estimated current and the total desired output current so that 30 a total current passing through the inductor is approximately equal to the total desired output current.

In another aspect, the invention is directed to a method of estimating a current passing through an inductor in a voltage regulator, the voltage regulator including a switching circuit to intermittently couple an output terminal to an input terminal. An initial estimated current representing the current flowing through the inductor. An 5 incremental current is added to the initial estimated current if the output terminal is coupled to the input terminal, and a decremental current is subtracted from the initial estimated current if the output terminal is coupled to ground.

In another aspect, the invention is directed to a voltage regulator having an input terminal to be coupled to an input voltage source and an output terminal to be 10 coupled to a load. The voltage regulator has a switching circuit to intermittently couple the input terminal and the output terminal in response to a control signal, a filter to provide a generally DC output voltage at the output terminal, the filter including an inductor, and a digital controller. The digital controller stores an initial estimated current representing the current flowing through the inductor, adjusts the 15 initial estimated current based on the status of the switching circuit to generate a new estimated current, determines a total desired output current to pass through the inductor which will maintain an output voltage substantially constant, and generates the control signal based on the adjusted estimated current and the total desired output current to control the switching circuit so that the output voltage is maintained at a 20 substantially constant level.

In another aspect, the invention is directed to a method of operating a voltage regulator having an input terminal to be coupled to an input voltage source, an output terminal to be coupled to a load, and at least one switching circuit to intermittently couple the input terminal and the output terminal. An estimated current is calculated 25 for each of the at least one switching circuits, each estimated current representing a current passing through an inductor in an associated switching circuit. A desired total output current through the inductors is calculated which will maintain an output voltage at the output terminal at a substantially constant level, and an upper current limit and a lower current limit are calculated. The average of the upper current limit 30 and lower current limit is equal to an individual desired output current for one of the inductors. For one or more of the switching circuits, the switching circuit to is caused couple the input terminal to the output terminal when the estimated current falls below

the lower current limit, and caused to couple the output terminal to ground when the estimated current exceeds the upper current limit.

In another aspect, the invention is directed to a method of operating a voltage regulator having an input terminal to be coupled to an input voltage source, an output terminal to be coupled to a load, and at least one switching circuit to intermittently couple the input terminal and the output terminal. An estimated current is determined for each switching circuit, each estimated current representing a current passing through an inductor associated with the switching circuit. A desired total output current through the inductors is calculated which will maintain an output voltage at the output terminal at a substantially constant level. For one or more of the switching circuits, a desired individual current is calculated, and the estimated current is compared to the desired individual current to cause the switching circuit to switch so that the current flowing through the switching circuit is approximately equal to the desired current.

In another aspect, the invention is directed to a method of operating a voltage regulator having an input terminal to be coupled to an input voltage source, an output terminal to be coupled to a load, and a plurality of switching circuits to intermittently couple the input terminal and the output terminal. One of the plurality of switching circuits is selected as a reference circuit, and a desired phase offset is determined for the remaining switching circuits. An estimated current is calculated for each switching circuit, each estimated current representing a current passing through an inductor associated with the switching circuit. A desired total output current through the inductors is calculated which will maintain an output voltage at the output terminal at a substantially constant level, and the switching circuits are caused to couple the output terminal to the input terminal or to ground in a manner so as to substantially achieve the desired phase offsets and the desired total output current.

Advantages of the invention may include the following. The voltage regulator handles relatively large currents reacts quickly to changes in the load. The voltage regulator may use small capacitors with a convenient form factor. The voltage regulator can include multiple slaves which are operated out of phase in order to reduce current ripple. The use of analog circuits is minimized by converting analog measurements in the controller into digital signals. The controller may be

implemented using mostly digital circuitry, and may be fabricated using known processes through conventional complementary metal oxide semiconductor (CMOS) fabrication techniques. This reduces the number of off-chip components in the controller. The controller operates with a digital control algorithm in which the 5 operating parameters may be modified to adapt the voltage regulator for different applications. The digital control algorithm can operate at clock frequency significantly higher than the switching frequency, allowing quick response to changes in the load. The master and slaves can communicate with digital signals, thereby providing improved communication reliability.

10

Brief Description of the Drawings

Fig. 1 is a block diagram of a switching regulator in accordance with the present invention.

15 Fig. 1A is a block diagram of another implementation of a switching regulator in accordance with the present invention.

Fig. 2 is a schematic circuit diagram of a current sensor from the switching regulator of Fig. 1.

Fig. 3 is a block diagram of a controller from the switching regulator of Fig. 1.

Fig. 3A is a block diagram of a controller from the switching regulator of Fig.

20 1A.

Fig. 4 is a flow chart showing a method performed by the controller of Fig. 3.

Fig. 5 is a timing diagram comparing an estimated current to the actual current passing through a slave.

25 Figs. 6A-6D are timing diagrams illustrating the correction of the estimated current.

Figs. 7A-7D are timing diagrams illustrating the output signal from a current sensor associated with the correction of the estimated current in Figs. 6A-6D.

Fig. 8 is a timing diagram comparing a desired voltage to the actual output voltage of the switching regulator.

30 Fig. 9 is a simplified schematic circuit diagram for use in determining a desired current.

Fig. 10 is a flow chart showing the step of controlling the switching circuits

from the method of Fig. 4.

Fig. 11 is a flow chart illustrating a method of controlling a reference slave from the switching regulator of Fig. 1.

Fig. 12 is a timing diagram illustrating a current passing through a reference slave resulting from the method of Fig. 11.

Fig. 13 is a timing diagram illustrating a control signal to the reference slave of Fig. 11.

Fig. 13A is a timing diagram illustrating a control signal to a reference slave from the switching regulator of Fig. 1A.

Fig. 14 is flow chart illustrating a method of controlling the phase relationship of the slaves in which one transistor is switched a preset time following the switching of the reference slave and the other transistor is switched based on a comparison of the estimated current to a current limit.

Fig. 15 is a timing diagram illustrating the currents passing through the reference slave and a non-reference slave resulting from the method of Fig. 14.

Fig. 16 is a flow chart illustrating a method of controlling the phase relationship of the slaves in which the current limits of the non-reference slaves are adjusted.

Fig. 17 is a timing diagram illustrating the currents passing through the reference slave and a non-reference slave resulting from the method of Fig. 16.

Fig. 18 is a flow chart illustrating a method of generating a ghost current for a non-reference slave.

Fig. 19 is a flow chart illustrating a method of controlling the phase relationship of the slaves in which the estimate slave current is compared to the ghost current.

Fig. 20 is a timing diagram illustrating the current passing through the reference slave during the method of Figs. 18 and 19.

Fig. 21 is a timing diagram illustrating the ghost conduction states for one of the non-reference slaves resulting from the reference slave current shown by Fig. 20.

Fig. 22 is a timing diagram illustrating the ghost current resulting from the method shown by Fig. 18 and the ghost conduction states shown by Fig. 21.

Fig. 23 is a timing diagram illustrating the reference slave performance

resulting from the method shown by Fig. 19 and the ghost current shown by Fig. 22.

Fig. 24 is a flow chart illustrating a method of controlling the phase relationship of the slaves in which a ghost current is generated for the reference and the non-reference slaves, and the estimated slave current is compared to the ghost current to control the slaves.

Fig. 25 is a timing diagram illustrating the ghost conduction states for one of the non-reference slaves resulting from a clock signal.

Fig. 26 is a timing diagram illustrating the ghost current resulting from the method shown by Fig. 18 and the ghost conduction states shown by Fig. 25.

Fig. 27 is a timing diagram illustrating the slave performance resulting from the method shown by Fig. 24 and the ghost current shown by Fig. 26.

#### Detailed Description

Referring to Fig. 1, a switching regulator 10 is coupled to an unregulated DC input voltage source 12, such as a battery, by an input terminal 20. The switching regulator 10 is also coupled to a load 14, such as an integrated circuit, by an output terminal 22. The load 14 typically has an expected nominal voltage  $V_{nom}$  and a voltage tolerance  $\Delta V_{nom}$ . A typical nominal voltage  $V_{nom}$  for a microprocessor chip is about 1.0 to 5.0 volts, e.g., about 1.2 to 1.8 volts, and a typical voltage tolerance  $\Delta V_{nom}$  is +/-6% of the nominal voltage  $V_{nom}$ , i.e., about 80mV for a 1.2 volt nominal voltage. The switching regulator 10 serves as a DC-to-DC converter between the input terminal 20 and the output terminal 22. The switching regulator 10 includes one or more slaves 16 for converting an input voltage  $V_{in}$  at the input terminal 20 to an output voltage  $V_{out}$  at the output terminal 22 which is within the tolerance  $\Delta V_{nom}$  of the nominal voltage  $V_{nom}$ , and a master controller 18 for controlling the operation of the slaves 16. The master controller 18 may be powered by the voltage source 12 (as illustrated) or by another voltage source.

In brief, the master controller 18 uses a digital current-based control algorithm. Based on the output voltage  $V_{out}$  and feedback from the slaves, the control algorithm in the master controller 18 determines the state for each slave 16 to maintain the output voltage  $V_{out}$  at a substantially constant level, i.e., within the voltage tolerance. The master controller 18 generates a set of control signals to control each slave 16 and

set it to the appropriate state. More particularly, the master controller 18 ensures that the current flowing out of the switching regulator 10 matches the current flowing into the load 14, thereby maintaining the output voltage at a substantially constant level. For example, if the current load (or simply "load") increases, then the amount of 5 current passing through the slaves is increased. This permits the current to "ramp up" until the desired load is reached. On the other hand if the load decreases, the amount of current passing through the active slaves is decreased. This permits the current to "ramp down" until the desired load is achieved.

Each slave 16 includes a switching circuit 24 which serves as a power switch 10 for alternately coupling and decoupling the input terminal 20 to an intermediate terminal 26. The switching circuit 24 also includes a rectifier, such as a switch or diode, coupling the intermediate terminal 26 to ground. The intermediate terminal 26 of each slave is coupled to the output terminal 22 by an output filter 28. The opening and closing of the switching circuit 24 generates an intermediate voltage  $V_{im}$  having a 15 rectangular waveform at the intermediate terminal 26. The output filter 28 converts this rectangular waveform into a substantially DC output voltage at the output terminal 22. Although the switching regulator will be illustrated and described below for a buck converter topology, the invention is also applicable to other voltage regulator topologies, such as boost converter or buck-boost converter topologies.

As illustrated, the switching circuit 24 and the output filter 28 are configured 20 in a buck converter topology. Specifically, the switching circuit 24 of each slave 16 includes a switch, such as a first transistor 30 having a source connected to the input terminal 20 and a drain connected to the intermediate terminal 26. The switching circuit 24 also includes a rectifier, such as a second transistor 32 having a source connected to ground and a drain connected to the intermediate terminal 26. The first 25 transistor 30 may be a P-type MOS (PMOS) device, whereas the second transistor 32 may be an N-type MOS (NMOS) device. Alternately, the second transistor 32 may be replaced or supplemented by a diode to provide rectification. The first and second transistors 30 and 32 may be driven by switching signals on control lines 44a and 44b, 30 respectively. The output filter 28 includes an inductor 34 connected between the intermediate terminal 26 and the output terminal 22, and a capacitor 36 connected in parallel with the load 14. In addition, the capacitors 36 from each slave 16 may be

supplemented or replaced by one or more capacitors connected to a common line from the inductors 34.

When the first transistor 30 is closed and the second transistor 32 is open (the PMOS conduction state), the intermediate terminal 26 is connected to the voltage source 12, and the voltage source 12 supplies energy to the load 14 and the inductor 34 via the first transistor 30. On the other hand, if the first transistor is open and the second transistor is closed (the NMOS conduction state), the intermediate terminal 26 is connected to ground and the energy is supplied to the load 14 by the inductor 34.

Each slave 16 also includes first and second current sensors 40 and 42 to measure the current flowing through the first and second transistors 30 and 32, respectively. The master controller 18 uses the information from the current sensors 40 and 42 in the current-based control algorithm. Each current sensor generates a digital output signal on one more output lines. For a single-bit signal, the digital output signal on the output line may switch from high to low (or vice versa) when the current passing through the slave exceeds or falls below a trigger current.

Specifically, the signal on a first output line 44c from the first current sensor 30 switches from low to high when the current passing through the first transistor exceeds a first trigger current  $I_{\text{cross}}$ . Similarly, the output signal on a second output line 44d from the second current sensor 42 switches from high to low when the current passing through the second transistor 32 drops below a second trigger current  $I_{\text{cross}}$ .

As shown in Fig. 1, each output line 44c and 44d may be connected directly to the master controller 18. Alternately, as shown in Fig. 1A, the first and second output lines may be tied together to form a single output line 44g. In this case, the master controller 18' determines whether the signal  $g_1, g_2, \dots, g_n$  on the output line 44g represents the current passing through the first or second transistor based on whether the slave is in a PMOS (the first transistor) or NMOS (the second transistor) conduction state.

Referring to Fig. 2, each current sensor, such as first current sensor 40, includes a reference transistor 52, a current source 54, and a comparator 56. A similar current sensor is described in simultaneously filed U.S. Application Serial No. 09/183,417, by Anthony Stratakos, et al., entitled CURRENT MEASURING

TECHNIQUES, and assigned to the assignee of the present invention, the entire disclosure of which is incorporated herein by reference. The reference transistor 52 has a source connected to the source of the transistor being measured, i.e., first transistor 30, a drain connected to the current source 54, and a gate connected to a control line 44e. The reference transistor 52 is matched to the power transistor 30, i.e., the transistor elements are fabricated using the same process on the same chip and with the same dimensions so that they have substantially identical electrical characteristics. A known current  $I_{ref}$  flows through the current source 54. A positive input of the comparator 56 is connected to a node 58 between the drain of the reference transistor 52 and the current source 54, and a negative input of the comparator 56 is connected to the intermediate terminal 26. The output of the comparator is connected to the reference line 44c. The second current sensor 42 is constructed similarly, but with the polarity associated with an NMOS transistor.

In operation, assuming that both the power transistor 30 and the reference transistor 52 are closed, a slave current  $I_{slave}$  will flow through the power transistor 30, and a reference current  $I_{ref}$  will flow through the reference transistor 52. The voltage  $V_{node}$  at the node 58 is given by  $V_{node} = V_{in} - (R_R \times I_{ref})$  where  $R_R$  is the equivalent resistance of the transistor 52, whereas the voltage  $V_{int}$  at the intermediate terminal 26 is given by  $V_{int} = V_{in} - (R_p \times I_{slave})$  where  $R_p$  is the resistance of the power transistor 30. Since the reference transistor 52 is fabricated with a single transistor element, whereas the power transistor is fabricated with  $N$  transistor elements, the resistance  $R_p$  of the power transistor will be substantially equal to  $1/N$  times the resistance  $R_R$  of the reference transistor 52, and  $V_{node} = V_{in} - (R_p \times N \times I_{ref})$  consequently, the node voltage  $V_{node}$  will be greater than the intermediate voltage  $V_{int}$  if the slave current  $I_{slave}$  is greater than  $N \times I_{ref}$ . Therefore, current sensor 40 will output a high signal on output line 44c if the slave current  $I_{slave}$  is greater than a threshold current  $N \times I_{ref}$ , whereas it will output a low signal on reference line 44c if the slave current  $I_{slave}$  is lower than the threshold current  $N \times I_{ref}$ .

The two current sensors 40 and 42 may be constructed with different reference currents  $I_{ref}$  to provide different threshold currents  $T_{pcross}$  and  $T_{ncross}$ . A first threshold current  $T_{pcross}$  for the first current sensor 40 may be larger than a second threshold current  $T_{ncross}$  for the second current sensor 42. Thus, current sensor 40 will output a

high signal on the first output line 44c if the slave current  $I_{slave}$  is greater than the threshold current  $T_{pcross}$  and will output a low signal if the slave current  $I_{slave}$  is less than the threshold current  $T_{pcross}$ . Similarly, current sensor 42 will output a high signal on output line 44d if the slave current  $I_{slave}$  is greater than the threshold current  $T_{ncross}$  and will output a low signal if the slave current  $I_{slave}$  is less than the threshold current  $T_{ncross}$ . These simple threshold output signals provide information about the current passing through the slave to the master controller 18, are less susceptible to noise than analog signals, and consume less power and avoid the large number interconnects that would be result from a full analog-to-digital conversion of the current.

The current thresholds  $T_{ncross}$  and  $T_{pcross}$  are selected so that the slave current  $I_{slave}$  crosses at least one of the thresholds each switching cycle, i.e., each PMOS and NMOS conduction state. The threshold current  $T_{pcross}$  should be higher than the threshold current  $T_{ncross}$  to increase the likelihood that the slave current  $I_{slave}$  will cross the threshold occurs after the comparator is enabled. In one embodiment, the first threshold current  $T_{pcross}$  may be about 8 amps, whereas the second threshold current  $T_{ncross}$  may be about 2 amps.

The current sensors can be configured to output more than one digital signal. For example, the current sensor can generate a first digital signal if the slave current  $I_{slave}$  exceeds a first threshold current  $T_{pcross1}$ , a second digital signal if the slave current  $I_{slave}$  exceeds a second threshold current  $T_{pcross2}$ , etc.

Returning to Fig. 1, as previously discussed, the output voltage  $V_{out}$  at the output terminal 22 is regulated, or maintained at a substantially constant level, by the master controller 18. The master controller 18 measures the voltage at the output terminal 22 and receives the digital output signals on the output lines 44c and 44d from the current sensors 40 and 42 of each slave 16. In response to the measured output voltage  $V_{out}$  and the output signals from the current sensors, the master controller 18 generates control signals to control the operation of the first and second transistors 30, 32 in each slave 16. The operation of master controller 18 will be described in more detail below.

The master controller 18 and the slaves 16 may be constructed utilizing mostly digital and switched-capacitor based components. Thus, most of the switching regulator 10 could be implemented or fabricated on a single chip utilizing

conventional CMOS techniques. However, it is preferred for each slave 16 to be fabricated on a single chip and for the master controller 18 to be fabricated on a separate chip. Alternately, each slave could be fabricated on a single IC, the voltage sensor could be fabricated on a separate IC chip, and the remainder of the digital controller could be fabricated on yet another IC chip. Each chip may be fabricated utilizing conventional CMOS techniques.

Referring to Fig. 3, master controller 18 includes a voltage sampling circuit 60 which measures the output voltage  $V_{out}$  at the output terminal 22 at one or more discrete times during each cycle of the switching circuit. The sampling circuit 60 may 10 be constructed substantially as described in U.S. Application Serial No. 08/991,394, by Anthony J. Stratakos et al., filed December 16, 1997, entitled DISCRETE-TIME SAMPLING OF DATA FOR USE IN SWITCHING REGULATORS, and assigned to the assignee of the present invention, the entire disclosure of which is incorporated herein by reference. The ground for the sampling circuit 60 may be connected 15 directly to the ground of the microprocessor to reduce errors caused by parasitic capacitance and inductance. The voltage sampled by sampling circuit 60 is converted into a digital voltage signal by an analog-to-digital (A/D) converter 62.

The master controller 18 also includes a digital control algorithm 64. The digital control algorithm receives the digital voltage signal from the A/D converter 62, 20 the output signals  $c_1, c_2, \dots, c_n$  and  $d_1, d_2, \dots, d_n$  from the output lines 44c and 44d, and a clock signal 66 from an external clock. The clock signal 66 may be generated by the same clock that runs the microprocessor, by other IC devices in the load, or by a clock on the master controller chip. The clock frequency  $f_{clock}$  should be significantly larger than the switching frequency  $f_{switch}$  of the switching circuit 24, e.g., by a factor of ten 25 to one-hundred, to ensure quick response to changes in the load. However, the clock frequency  $f_{clock}$  should not be so high that the switching regulator and master controller constitute a large drain on the voltage source. Typically, the clock frequency  $f_{clock}$  does not to be as high as the microprocessor clock speed, and can be generated by dividing down the microprocessor clock signal. The clock signal 66 may have a frequency  $f_{clock}$  30 between about 16 and 66 MHz, e.g., about 33 MHz.

Referring to Fig. 3A, another implementation of the master controller 18' includes a voltage sampling and holding circuit 60' connected to the output terminal

24 to measure the difference between the output voltage and the nominal voltage, i.e.,  $V_{out[n]} - V_{nom}$ , and the difference between the present output voltage and the output voltage in the previous clock cycle, i.e.,  $V_{out[n]} - V_{out[n-1]}$ . A digital nominal voltage  $V_{nom}$  may be set by external pins and converted into an analog voltage by a digital-to-analog (D/A) converter 68. In this implementation, the voltage differences sampled by the sampling circuit 60' is converted into two digital voltage difference signals by two A/D converters 62'. The smaller range of conversion required for the voltage differences (as compared to the A/D converter 60') permits the use of simpler and faster A/D converters. The digital control algorithm receives the digital voltage difference signals from the A/D converters 62', the output signals  $c_1, c_2, \dots, c_n$  and  $d_1, d_2, \dots, d_n$  from the output lines 44c and 44d, the clock signal 66 from an external clock, the digital nominal voltage  $V_{nom}$ , and the current limit signals on the current limit line 44h (discussed below with reference to Fig. 1A).

Returning to Figs. 1 and 3, the digital control algorithm 64 generates a set of control signals  $a_1, a_2, \dots, a_n$ , and  $b_1, b_2, \dots, b_n$  on the timing lines 44a and 44b to control the transistors 30 and 32 in each slave 16. Based on the current load, the digital control algorithm 64 determines the switching state of each slave, i.e., PMOS transistor 30 closed and NMOS transistor 32 open, NMOS transistor 32 closed and PMOS transistor 30 open, or both PMOS transistor 30 and NMOS transistor 32 open, so as to maintain the output voltage  $V_{out}$  at the output terminal 22 substantially within the voltage tolerance  $\Delta V_{nom}$  of the nominal voltage  $V_{nom}$ .

Alternately, referring to Figs. 1A, 3A and 13A, the master controller 18' may generate one or more digital state control signals which are interpreted by an on-chip interpreter 48 in each slave 16' to generate the control signals on control lines 44a' and 44b'. As illustrated, the master controller 18' generates PMOS state control signals  $e_1, e_2, \dots, e_N$  on state control line 44e, NMOS state control signals  $f_1, f_2, \dots, f_N$  on state control lines 44f, and continuos/discontinuous mode operation control signals  $h_1, h_2, \dots, h_N$  on state control lines 44h. Specifically, when the slave is to be switched to a PMOS conduction state, the master controller outputs a pulse 49a on the PMOS state control line 44e. On the other hand, when the slave is to be switched to an NMOS conduction state, the master controller 18' outputs a pulse 49b on the NMOS state control line 44f. The on-chip interpreter 48 interprets the rising edge of the pulse

49a on state control line 44e as a command to switch the slave 16 to the PMOS state, e.g., by setting control line 44a' high and setting control line 44b' low. Conversely, the rising edge of the pulse 49b on state control line 44f is interpreted by the on-chip interpreter 48 as a command to switch the slave 16 to the NMOS state, e.g., by setting control line 44a' low and setting control line 44b' high. The on-chip interpreter can interpret the falling edges of the pulses on state control lines 44e and 44f as commands to enable the comparators 56 in the current sensors 40 and 42, respectively.

If continuous mode operation is enabled (e.g., the control line 44g is low), then the switching circuit will operate normally when the slave current  $I_{\text{slave}}$  is negative. However, if the NMOS transistor 30 is closed, and if discontinuous mode operation control signal is disabled (e.g., the control line 44g is high), then both the NMOS transistor 30 and the PMOS transistor 32 will be opened if the slave current  $I_{\text{slave}}$  falls below zero, so as to prevent negative current from flowing through the slave. In general, the master controller 18 causes the slaves to operate in the discontinuous mode, as this is more efficient. However, it may be advantageous to operate in the continuous mode if there is a large and swift drop in the load.

The slaves may also include a fault protection circuit 68 that automatically shuts down the slave (overriding the control signals from the master controller) if the current passing through the switching circuit exceeds a dangerous level, e.g., 15 amps. If the fault protection circuit 68 is activated, the slave may send a digital signal on a current limit lines 44i (see Fig. 3A) to inform the master controller 18' that the slave has been deactivated. The slaves may generate other digital feedback signals. For example, the slave may include a state sensor to generate a digital state signal indicating the state of the switching regulator, e.g., in the PMOS or NMOS conduction state.

Referring to Fig. 4, each clock cycle  $T_{\text{clock}}$ , e.g., about every 30 nanoseconds if the clock frequency  $f_{\text{clock}}$  is about 33 MHz, the digital control algorithm 64 may perform a control method 100. The control algorithm 64 determines an estimated current  $I_{\text{estimate}}$  for each slave which represents the current flowing through the inductor 34 in that slave (step 102). Control algorithm 64 also calculates a desired voltage  $V_{\text{des}}$  which represents the target output voltage on output terminal 22 (step 104), and

calculates a desired total current  $I_{total}$  which represents the current which should be flowing to the load through the inductor so that the output voltage  $V_{out}$  is substantially equal to the desired voltage  $V_{des}$  (step 106). Next, the digital control algorithm determines the desired number of slaves to be activated in the next clock cycle (step 5 108) and calculates a desired current  $I_{des}$  for each slave (step 110). Finally, the control algorithm controls the first and second transistors 30 and 32 of each slave so that the total current flowing through the slaves is substantially equal, e.g., within a desired current error  $\Delta I_{total}$ , to the desired total current  $I_{total}$  (step 112). Each of these steps will be explained in greater detail below. However, it should be realized that the steps 10 need not be performed in the order specified. For example, various calculations can be performed in parallel or performed in a previous clock cycle and stored. Specifically, the desired voltage and desired current may be calculated and stored for use in the next clock cycle.

Referring to Figs. 1 and 5, the estimated current  $I_{estimate}$  is calculated in step 15 102. The rate of change of a current passing through an inductor, i.e.,  $dI/dT$ , is proportional to the voltage across the inductor,  $V_{inductor}$ , so that

$$V_{inductor} = L \frac{dI}{dT} \quad (1)$$

where  $L$  is the inductance of the inductor for a current flowing from the intermediate terminal 26 to the output terminal 22. During the PMOS conduction state, the 20 intermediate terminal 26 is connected to the input voltage source and the voltage  $V_{inductor}$  across the inductor 34, i.e.,  $V_{out} - V_{intermediate}$ , is positive, thereby causing the current through the inductor to increase. On the other hand, during the NMOS conduction state, the intermediate terminal 26 is connected to ground so that the voltage  $V_{inductor}$  across the inductor 34 is negative, thereby causing the current through 25 the inductor to decrease. During the PMOS conduction state, the slope of the slave current  $I_{slave}$  (shown by phantom line 70) is given by

$$\frac{dI}{dT} = \frac{V_{in} - V_{out}}{L} \quad (2)$$

whereas during the NMOS conduction state, the slope of the slave current  $I_{slave}$  is given by

$$\frac{dI}{dT} = \frac{-V_{out}}{L} \quad (3)$$

The estimated current  $I_{\text{estimate}}$  (shown by solid line 72) is adjusted every clock cycle. Specifically, during the PMOS conduction state, the estimated current  $I_{\text{estimate}}$  is incremented by a ramp-up value  $\Delta I_{\text{up}}$  each clock cycle. Similarly, during the NMOS conduction state, the estimated current  $I_{\text{estimate}}$  is decremented by a ramp-down value  $\Delta I_{\text{down}}$  each clock cycle. The ramp-up and ramp-down values  $\Delta I_{\text{up}}$  and  $\Delta I_{\text{down}}$  may be given by

$$\Delta I_{\text{up}} = \frac{V_{\text{in}} - V_{\text{out}}}{L \cdot f_{\text{clock}}} \quad \Delta I_{\text{down}} = \frac{V_{\text{out}}}{L \cdot f_{\text{clock}}} \quad (4)$$

where  $L$  is the inductance of the inductor 34 and  $f_{\text{clock}}$  is the clock frequency.

Nominal values may be used for the variables in the determination of  $\Delta I_{\text{up}}$  and  $\Delta I_{\text{down}}$ , so that the ramp-up and ramp-down rates do not change during operation of the switching regulator. Alternately, one or more of the values of  $V_{\text{in}}$ ,  $V_{\text{out}}$ ,  $f_{\text{clock}}$  and  $L$  may be measured and used for recalculation of  $\Delta I_{\text{up}}$  and  $\Delta I_{\text{down}}$  to provide dynamic adjustment of the ramp-up and ramp-down rates during the operation of the switching regulator 10. Unfortunately, the inductance  $L$  and the input current  $V_{\text{in}}$  are not known exactly and can change over time or vary from circuit to circuit. Thus, the estimated current  $I_{\text{estimate}}$  will depart from the actual slave current  $I_{\text{slave}}$ . Consequently, it is necessary to occasionally check the estimated current  $I_{\text{estimate}}$  against the actual slave current  $I_{\text{slave}}$ . Each clock cycle, the estimated current  $I_{\text{estimate}}$  for the slave is checked against the output signals from the current sensor 40 and 42. If the estimate disagrees with the measurement, then the estimate is adjusted to match.

Referring to Figs. 6A and 7A, during the PMOS conduction state, if the estimated current  $I_{\text{estimate}}$  is below the upper threshold current  $I_{\text{pcross}}$  but the output signal  $c_1$  from current sensor 40 is high, the estimated current is increased to match  $I_{\text{pcross}}$ . Referring to Figs. 6B and 7B, if the estimated current  $I_{\text{estimate}}$  exceeds the upper threshold current  $I_{\text{pcross}}$ , but the output signal  $c_1$  is low, the estimated current  $I_{\text{estimate}}$  will be held at  $I_{\text{pcross}}$  until the output signal  $c_1$  goes high. Referring to Figs. 6C and 7C, during the NMOS conduction state, if the estimated current  $I_{\text{estimate}}$  is above the lower threshold current  $I_{\text{ncross}}$  but the output signal  $d_1$  from current sensor 42 is low, the estimated current  $I_{\text{estimate}}$  is immediately decreased to match  $I_{\text{ncross}}$ . Referring to Figs. 6D and 7D, if the estimated current  $I_{\text{estimate}}$  would fall below the lower threshold current  $I_{\text{ncross}}$  but the output signal  $d_1$  is high, the estimated current  $I_{\text{estimate}}$  will be held

at  $I_{ncross}$  until the output signal  $d_1$  goes low. The calculation of the estimated current  $I_{estimate}$  is summarized in Table 1.

PMOS conduction state	$I_{estimate} > I_{pcross}$	$c_1$ high	increment $I_{estimate}$ by $\Delta I_{up}$
		$c_1$ low	hold $I_{estimate}$ at $I_{pcross}$
NMOS conduction state	$I_{estimate} > I_{ncross}$	$c_1$ high	increase $I_{estimate}$ to $I_{ncross}$
		$c_1$ low	increment $I_{estimate}$ by $\Delta I_{up}$
	$I_{estimate} < I_{ncross}$	$d_1$ high	decrement $I_{estimate}$ by $\Delta I_{up}$
		$d_1$ low	decrease $I_{estimate}$ to $I_{ncross}$
	$I_{estimate} < I_{ncross}$	$d_1$ high	hold $I_{estimate}$ at $I_{ncross}$
		$d_1$ low	decrement $I_{estimate}$ by $\Delta I_{up}$

Table 1

The digital control algorithm may ignore the signals from the current sensors in one or 5 more clock cycles immediately after switching between the PMOS and NMOS conduction states to prevent spurious signals from accidentally adjusting the estimated current.

A delay time  $\Delta T_{delay}$  created by the switching time required to trip the comparator and the propagation time required for a signal to travel along the output 10 line 44c or 44d may be factored into the determination of the estimated current. For example, if the estimated current  $I_{estimate}$  is corrected when the output signal  $c_1$  switches from low to high, a correction factor  $\Delta T_{delay} \times \Delta I_{up} \times f_{switch}$  is added to the estimated current to represent the actual current when then master controller receives 15 the change in the output signal  $c_1$ . Similarly, if the estimated current  $I_{estimate}$  is corrected when the output signal  $d_1$  switches from high to low, a correction factor  $\Delta T_{delay} \times \Delta I_{down} \times f_{switch}$  is subtracted from the estimated current. Alternately, the threshold current  $I_{pcross}$  may be decreased by a correction factor  $\Delta T_{delay} \times \Delta I_{up} \times f_{switch}$  and the threshold current  $I_{ncross}$  may be increased by a correction factor  $\Delta T_{delay} \times \Delta I_{down} \times f_{switch}$  (while maintaining the original values of  $I_{pcross}$  and  $I_{ncross}$  used in Table 1) for the 20 same effect.

Referring to Fig. 8, the desired voltage  $V_{desired}$  is selected in step 104 to improve the likelihood that the output voltage  $V_{out}$  will remain within the voltage tolerance  $\Delta V_{nom}$  of the nominal voltage  $V_{nom}$ . The effect of changes in the load on the output voltage  $V_{out}$  is illustrated by phantom line 80. Specifically, when the load 25 suddenly increases, current flows out of the capacitor 36 and into load 14, thereby decreasing the output voltage  $V_{out}$ . Conversely, when the load on the switching

regulator suddenly decreases, charge accumulates on the capacitor 36, thereby increasing the output voltage  $V_{out}$ . This causes the output voltage  $V_{out}$  to exceed the tolerance voltage, e.g., by an excess voltage  $\Delta V_{excess}$ .

The controller 18 selects a desired voltage  $V_{desired}$  in order to decrease or 5 eliminate the excess voltage  $\Delta V_{excess}$ . When the load on the switching regulator is at a minimum, the load can only be increased, and therefore the output voltage  $V_{out}$  can only decrease. Conversely, when the load on the switching regulator is at a maximum, the load can only decrease, and therefore the output voltage  $V_{out}$  can only increase. When the load is low, the desired voltage  $V_{desired}$  can be set to be slightly 10 greater than the nominal voltage  $V_{nom}$ . When the load is high, the desired voltage  $V_{desired}$  may be set to be slightly less than the nominal voltage  $V_{nom}$ . As shown by solid line 82, this technique reduces the excess voltage  $\Delta V_{excess}$  thereby improving the likelihood that the output voltage  $V_{out}$  will remain within the designated voltage tolerance  $\Delta V_{nom}$  of the nominal voltage  $V_{nom}$ . Thus, for a given load, the switching 15 regulator can use smaller capacitors and maintain the same voltage tolerance. The desired voltage  $V_{desired[n+1]}$  for clock cycle  $n+1$  may be calculated as follows:

$$V_{desired[n+1]} = c_1 V_{nom} + c_2 (V_{nom} - V_{desired[n]}) + (c_1 + c_2) \left( 1 - 2 \frac{I_{load}}{I_{max}} \right) \cdot \Delta V_{swing} \quad (5)$$

where  $I_{load}$  is the current passing through the load 14 (computed from Equation 8 below),  $I_{max}$  is the maximum current permitted through the load 14,  $c_1$  and  $c_2$  are 20 feedback constants, and  $\Delta V_{swing}$  is the change in voltage permitted by the voltage tolerance, i.e.,  $\Delta V_{swing} < \Delta V_{nom}$ . For example, if the nominal voltage  $V_{nom}$  is 1.3 volts and the voltage tolerance is  $\pm 6\%$ , then  $\Delta V_{nom}$  will be about 78 millivolts and  $\Delta V_{swing}$  may be approximately 30 millivolts,  $c_1$  may be about 1.0, and  $c_2$  may be about – 0.9375.

Once the desired voltage  $V_{desired}$  has been determined in step 104, the desired 25 total current  $I_{total}$  is determined in step 106. Specifically, the desired current  $I_{total}$  is set so as to maintain the output voltage  $V_{out}$  at the output terminal 22 at the desired voltage  $V_{desired}$ . In general, assuming that the output voltage  $V_{out}$  is equal to the desired voltage  $V_{desired}$ , the total current passing through the inductors to the load should equal 30 the current through the load, i.e.,  $I_{total} = I_{load}$ . However, if the voltage  $V_{out}$  differs from the desired voltage  $V_{desired}$ , then the current flowing through the switching regulator 10

may be adjusted to correct for this voltage error. Thus, the desired total current  $I_{total}$  may be expressed as

$$I_{total} = I_{load} + I_{adjust} \quad (6)$$

where  $I_{adjust}$  is an adjustment factor to correct for voltage error.

5 Referring to Fig. 9, assuming all the capacitors connected to the output terminal are in the slaves, the load current  $I_{load}$  is equal to the sum of the output current  $I_{out}(i)$  from each slave 16, i.e.,

$$I_{load} = \sum_1^N I_{out}(i) \quad (7)$$

10 The output current  $I_{out}(i)$  of each slave 16 is equal to the difference between the current flowing through the inductor 34, i.e., the slave current  $I_{slave}(i)$ , and the current flowing into or out of the capacitor 36, i.e., a capacitor current  $I_{cap}(i)$ , so that

$$I_{out}(i) = I_{slave}(i) - I_{cap}(i) \quad (8)$$

Therefore, in this configuration, the desired total current  $I_{total}$  may be expressed by

$$I_{total} = \sum_1^N I_{slave}(i) - \sum_1^N I_{cap}(i) + I_{adjust} \quad (9)$$

15 The slave currents  $I_{slave}(i)$  are not known exactly, but may be approximated as the sum of the estimated current  $I_{estimate}$  from each slave. In addition, the capacitor currents  $I_{cap}(i)$  are not known, and the capacitors in the slaves may be supplemented or replaced by one or more capacitors, such as microprocessor bypass capacitors, connected to a common line from the inductors 34. However, in general, if the output voltage  $V_{out}$  is 20 changing, then current must be flowing into or out of the capacitors 36. Consequently, the total capacitor current  $I_{CAP}$  may be expressed by

$$I_{CAP} = C \cdot \frac{\Delta V_{out}}{\Delta T} \quad (10)$$

where  $C$  is the total capacitance of the capacitors connected between the output terminal and ground,  $\Delta T$  is the clock period, and  $\Delta V_{out}$  is the change in the output 25 voltage over the clock period. Thus, the load current  $I_{load}$  may generally be determined from

$$I_{load} = \sum_1^N I_{estimate}(i) - \frac{\Delta V_{out}}{\Delta T} \cdot C \quad (11)$$

In the implementation shown in Fig. 3, the calculation of  $\Delta V_{out}$ , i.e.  $V_{out[n]} - V_{out[n-1]}$ , may be performed by the digital control algorithm 64, whereas in the

implementation shown in Fig. 3A, the voltage difference  $V_{out[n]} - V_{out[n-1]}$  is provided by the sampling and holding circuit 60'.

The adjustment current,  $I_{adjust}$ , may be linearly proportion to the difference between the measured output voltage  $V_{out}$  and the desired voltage  $V_{desired}$ . Therefore, 5 the desired total current  $I_{total}$  may be calculated as follows:

$$I_{total} = \sum_1^N I_{estimate}(i) - \frac{\Delta V_{out}}{\Delta T} \cdot C + K(V_{out} - V_{desired}) \quad (12)$$

where  $K$  is a feedback constant that determines the adjustment current  $I_{adjust}$ .

Once the total desired current  $I_{total}$  has been determined, the controller 18 determines how many slaves should be active in step 108. The number of slaves for 10 the current cycle can be computed in a previous clock cycle. In general, the number of active slaves will be proportional to the desired total current. For example, if the maximum average current through each slave 16 is about 7 amps, then one slave may be active if the  $I_{total}$  is between 0 and 7 amps, two slaves will be active if  $I_{total}$  is between 7 and 14 amps, etc. More particularly, the number of active slaves may be 15 given by Table 2.

Number of Active Slaves for Clock Cycle N	Total Current $I_{total}$ (amps)				
	Number of Active Slaves for clock cycle N+1				
	$0 > I_{total} \geq 7$	$7 > I_{total} \geq 14$	$14 \geq I_{total} > 21$	$21 \geq I_{total} > 28$	$28 > I_{total}$
1	1	2	3	4	5
	$0 > I_{total} \geq 6$	$6 > I_{total} \geq 14$	$14 \geq I_{total} > 21$	$21 \geq I_{total} > 28$	$28 > I_{total}$
2	1	2	3	4	5
	$0 > I_{total} \geq 6$	$6 > I_{total} \geq 12$	$12 \geq I_{total} > 21$	$21 \geq I_{total} > 28$	$28 > I_{total}$
3	1	2	3	4	5
	$0 > I_{total} \geq 6$	$6 > I_{total} \geq 12$	$12 \geq I_{total} > 18$	$18 \geq I_{total} > 28$	$28 > I_{total}$
4	1	2	3	4	5
	$0 > I_{total} \geq 6$	$6 > I_{total} \geq 12$	$12 \geq I_{total} > 18$	$18 \geq I_{total} > 24$	$24 > I_{total}$
5	1	2	3	4	5
	$0 > I_{total} \geq 6$	$6 > I_{total} \geq 12$	$12 \geq I_{total} > 18$	$18 \geq I_{total} > 24$	$24 > I_{total}$

Table 2

Once the desired total current  $I_{total}$  and the number of active slaves have been determined, the desired voltage  $I_{desired}$  may be calculated for each slave in step 110. Specifically, the desired voltage  $I_{desired}$  may simply be the total current  $I_{total}$  divided by 20 the number of active slaves.

Once the desired current  $I_{desired}$  has been calculated for each active slave, the switching circuit in each active slave is controlled (step 112) so that the average current passing through the active slave is substantially equal to the desired current  $I_{desired}$  and the total current passing through the switching regulator is substantially

equal to  $I_{total}$ . Thus, the current flowing out of the switching regulator 10 matches the current flowing into the load 12, thereby maintaining the output voltage at the desired voltage  $V_{desired}$ . The remaining, i.e., inactive, slaves are disconnected, i.e., both the PMOS transistor 30 and the NMOS transistor 32 are left open.

5 A variety of control algorithms are possible to control the switching circuits of the active slaves so that the total current passing through the switching regulator is substantially equal to the desired total current  $I_{total}$ . In general, the control algorithm is selected to balance the following factors: 1) enabling all the slaves to switch on or off simultaneously for quick response to changes in the load, 2) ensuring that the slaves 10 operate at the desired phase offsets to minimize voltage ripple, 3) maintaining the average current equal to the desired current to maintain the voltage at a substantially constant level, and 4) switching at a desired switching frequency.

15 Referring to Fig. 10, one of the active slaves is selected as a reference slave (step 120), e.g., based on a predetermined selection pattern. For example, a specific slave may be designated as the reference slave, or the reference slave may rotate through the slaves. As discussed below, the behavior of the remaining slaves, i.e., the non-reference slaves, is tied to the behavior of the reference slave. The reference slave may be selected at power-up of the switching regulator, or each time that the 20 number of active slaves changes. Once the reference slave is selected, a desired phase offset is calculated for each non-reference slave (step 122). The desired phase offsets may be determined each time that the number of active slaves changes. The non-reference slaves will be controlled to operate at the desired phase offsets.

25 Each clock cycle, two current limits, including an upper current limit  $I_{upper}$  and a lower current limit  $I_{lower}$ , are calculated for the reference slave (step 124). Finally, the reference slave is controlled based a reference slave control algorithm (step 126) and the non-reference slaves are controlled based on a non-reference slave control algorithm (step 128). In several implementations, the reference slave is controlled based on a comparison of the estimated current  $I_{estimate}$  to the upper and lower current limits  $I_{upper}$  and  $I_{lower}$ , and the non-reference slaves are controlled based on the desired 30 phase offset. Of course, the ordering of the steps shown in Fig. 10 is exemplary, and the steps could be performed in parallel in another order. For example, in any particular clock cycle, the current limits could be calculated before the phase offsets,

and the calculation steps could occur after the control steps if the slaves are controlled based on current limits and phase offsets calculated and stored in prior clock cycles.

In step 122, for each non-reference slave, the control algorithm calculates a desired phase offset  $\Phi(i)$  representing the desired time delay in the onset of the PMOS and NMOS conduction states between the reference and non-reference slaves. For example, if two slaves are active, then they should be  $180^\circ$  out of phase, and the time delay should be equal to one-half of the switching period  $T$ , i.e.,  $\Phi(1) = \frac{1}{2} T$ . If three slaves are active, then they should be  $120^\circ$  out of phase, and the time delays  $\Phi(1)$ ,  $\Phi(2)$  should be equal to one-third and two-thirds of the switching period, respectively.

By operating the slaves out of phase, the current ripples from each slave will at least partially cancel, thereby providing a more constant output current from the switching regulator. The desired phase offsets are summarized by Table 3.

Desired phase offset	Number of active slaves				
	1	2	3	4	5
$\Phi(0)$ [reference]	0	0	0	0	0
$\Phi(1)$		$\frac{1}{2} T$	$\frac{1}{3} T$	$\frac{1}{4} T$	$\frac{1}{5} T$
$\Phi(2)$			$\frac{2}{3} T$	$\frac{1}{2} T$	$\frac{2}{5} T$
$\Phi(3)$				$\frac{3}{4} T$	$\frac{3}{5} T$
$\Phi(4)$					$\frac{4}{5} T$

Table 3

The upper and lower current limits  $I_{upper}$  and  $I_{lower}$  are calculated for the reference slave in step 124 so that the average current through the reference slave is equal to the desired current  $I_{desired}$ . Specifically, the upper current limit  $I_{upper}$  and lower current limit  $I_{lower}$  are calculated as follows:

$$I_{upper} = I_{desired} + \frac{1}{2}\Delta I_0 \quad I_{lower} = I_{desired} - \frac{1}{2}\Delta I_0 \quad (13)$$

where  $\Delta I_0$  is bandwidth of the reference slave. The bandwidth  $\Delta I_0$  is set based on the desired switching frequency, as follows:

$$\Delta I_0 = \frac{1}{\left( \frac{L}{V_{in} - V_{out}} + \frac{L}{V_{out}} \right)} \cdot \frac{1}{f_{switch}} \quad (14)$$

where  $f_{switch}$  is the desired switching frequency. The desired switching frequency is selected to provide good dynamic response while maintaining adequate power

efficiency. In general, increasing the switching frequency reduces the current ripple but makes the switching regulator more inefficient. Conversely, decreasing the switching frequency improves the power efficiency of the switching regulator but increases the current ripple. The switching frequency should be in the range of about 5 0.5 to 5.0 MHz, e.g., about 1 MHz. The bandwidth calculation to provide the desired switching frequency may be based on either measured or nominal values of the other variables in Equation 14.

One implementation of the basic operation of the master controller 18 in controlling the reference slave will be explained with reference to Figs. 11-12. As 10 previously noted, the master controller 18 calculates an estimated current  $I_{\text{estimate}}$  (shown by solid line 70) in step 102. The master controller 18 also calculates an upper current limit  $I_{\text{upper}}$  (shown by solid line 72) and a lower current limit  $I_{\text{lower}}$  (shown by solid line 74) in step 122. Digital control algorithm 64 compares the estimated current  $I_{\text{estimate}}$  of the reference slave to the upper and lower limits  $I_{\text{upper}}$  and  $I_{\text{lower}}$  to 15 determine whether to switch the first and second transistors 30 and 32. Specifically, when the estimated current  $I_{\text{estimate}}$  exceeds the upper current limit  $I_{\text{upper}}$ , the NMOS transistor 32 is closed and the PMOS transistor 30 is opened, thereby connecting the intermediate terminal 26 to ground. On the other hand, when the estimated current  $I_{\text{estimate}}$  falls below the lower current limit  $I_{\text{lower}}$ , the NMOS transistor 32 is opened and 20 the PMOS transistor 30 is closed, thereby connecting the intermediate terminal 26 to the input voltage source 12. Consequently, assuming that the estimated current  $I_{\text{estimate}}$  accurately represents the current  $I_{\text{slave}}$  passing through the reference slave, the reference slave current  $I_{\text{slave}}$  (shown by phantom line 76) oscillates between the upper and lower limits  $I_{\text{upper}}$  and  $I_{\text{lower}}$ , and the average current reference slave current is approximately 25 equal to the desired current  $I_{\text{desired}}$  (shown by phantom line 78).

In the switching regulator 10' shown in Fig. 1A, when the estimated current  $I_{\text{estimate}}$  exceeds the upper current limit  $I_{\text{upper}}$ , the master controller 18' outputs a pulse 49b on state control line 44f. This pulse is interpreted by the on-chip interpreter 48 as a command to open the PMOS transistor 30 (shown by the control line control line 30 44a going low in Fig. 13A) and close the NMOS transistor 32. On the other hand, when the estimated current  $I_{\text{estimate}}$  falls below the lower current limit  $I_{\text{lower}}$ , the master controller outputs a pulse 49a on state control line 44e which causes the NMOS

transistor 32 to open and the PMOS transistor 30 to close (shown by control line 44a going high in Fig. 13A).

The upper and lower current limits  $I_{upper}$  and  $I_{lower}$  are used to control the switching circuit 24 to ensure that the average current flowing out of the reference slave matches the desired current. For example, if the load increases, then  $I_{desired}$  is increased and the current limits  $I_{upper}$  and  $I_{lower}$  are increased. On the other hand if the load decreases, then  $I_{desired}$  is decreased and the current limits  $I_{upper}$  and  $I_{lower}$  are decreased. In addition, when the load is substantially constant, the bandwidth  $\Delta I_0$  between the upper and lower current limits  $I_{upper}$  and  $I_{lower}$  sets the switching frequency of the switching circuit 24.

A variety of control algorithms are possible to control the switching circuits of the non-reference slaves in order to achieve the desired current and phase offset.

Referring to Fig. 14 and 15, in one implementation of the digital control algorithm 64, the non-reference slaves are controlled based on one of the current limits and the switching time of the one of the transistors in the reference slave. In brief, switching of the non-reference slaves is triggered by two events: when the estimated current for the slave passes one of the current limits, and expiration of a phase offset timer that starts when the reference slave switches due to the other current limit.

Specifically, when the estimated current  $I_{estimate}$  of the non-reference slave exceeds the upper current limit  $I_{upper}$  (calculated in Equation 12 for the reference slave), that non-reference slave commences its NMOS conduction state, i.e., the PMOS transistor 30 is opened and the NMOS transistor 32 is closed. The digital control algorithm can include one or more phase offset timers. The phase offset timer is used to trigger the PMOS conduction state of the non-reference slaves.

Specifically, the timer is started when the reference slave commences its PMOS conduction state. Each clock cycle, the timer is compared to the desired phase offset  $\Phi(i)$  of each non-reference slave. When the offset time  $\Phi(i)$  associated with a particular non-reference slave has expired, that non-reference slave commences its PMOS conduction state, i.e., the NMOS transistor 32 is opened and the PMOS transistor 30 is closed. Thus, the phase offset  $\Phi(i)$  determines the delay between the reference and non-reference slaves in the onset of the NMOS conduction states. Of course, the triggering scheme could be reversed, with the PMOS conduction state

triggered when the non-reference slave falls below the lower current limit  $I_{lower}$ , and the timers activated when the reference slave commences its NMOS conduction state.

Referring to Fig. 16 and 17, in a second implementation of the digital control algorithm 64, upper and lower current limits  $I_{upper}(i)$  and  $I_{lower}(i)$  are calculated for each 5 non-reference slave. The upper and lower current limits are selected so that the average current through the non-reference slave 16 is equal to the desired current  $I_{desired}$ . Since each slave has its own current limits, the bandwidth  $\Delta I_i$  of each slave controls the switching frequency for that slave. Specifically, the switching period  $T$  may be calculated from the following equation:

$$10 \quad T = \Delta I_i \cdot \left( \frac{L}{V_{in} - V_{out}} - \frac{L}{V_{out}} \right) \quad (15)$$

In order to adjust the phase difference between the reference and non-reference slaves, the bandwidth  $\Delta I_i$  of the non-reference slave is adjusted to change its switching frequency. This slows or speeds the non-reference slave relative to the reference slave, thereby modifying the time difference between the PMOS and NMOS 15 conduction states. Once the desired phase difference has been achieved, the bandwidth of the non-reference slave is adjusted again so that the switching frequencies of the two slaves match. To adjust the bandwidth of the non-reference slave, digital control algorithm 64 measures the actual time delay  $T_N$  and  $T_P$  between the onset of the NMOS and PMOS conduction states of the two slaves. Then the 20 bandwidth  $\Delta I_i$  is set equal to the desired bandwidth, plus a feedback term that is proportional to the error or difference between the desired and actual time delays. For example, the bandwidth  $\Delta I_i$  may be calculated as follows:

$$\Delta I_i = \Delta I_0 + K_1[\Phi(i) - T_N] + K_2[\Phi(i) - T_P] \quad (16)$$

where  $K_1$  and  $K_2$  are feedback error constants and  $\Delta I_0$  is the desired bandwidth 25 calculated in Equation 13. Then the upper current limit  $I_{upper}(i)$  and lower current limit  $I_{lower}(i)$  are calculated as follows:

$$I_{upper}(i) = I_{desired}(i) + \frac{1}{2}\Delta I_i \quad I_{lower}(i) = I_{desired}(i) - \frac{1}{2}\Delta I_i \quad (17)$$

The upper and lower limits  $I_{upper}(i)$  and  $I_{lower}(i)$  are used to trigger the first and second transistors 30 and 32 of the non-reference slaves. Specifically, when the 30 estimated current  $I_{estimate}(i)$  exceeds the upper current limit  $I_{upper}(i)$ , the PMOS transistor 30 is opened and the NMOS transistor 32 is closed. On the other hand, when the

estimated current  $I_{\text{estimate}}(i)$  falls below the lower current limit  $I_{\text{lower}}(i)$ , the NMOS transistor 32 is opened and the PMOS transistor 30 is closed. Consequently, assuming that the estimated current  $I_{\text{estimate}}(i)$  accurately represents the current  $I_{\text{slave}}(i)$  passing through the slave, the slave current  $I_{\text{slave}}(i)$  oscillates between the upper and lower limits  $I_{\text{upper}}(i)$  and  $I_{\text{lower}}(i)$ . Thus, the average current passing through the slave is approximately equal to  $I_{\text{desired}}(i)$ , and the total current passing through the switching regulator is approximately equal to the desired total current  $I_{\text{total}}$ . The upper and lower current limits are set so that the average total output current from the slaves matches the load.

10 Referring to Fig. 18-23, in a third implementation, the digital control algorithm 64 calculates a “ghost” current for each non-reference slave 16. The ghost current  $I_{\text{ghost}}(i)$  represents a desired current flowing through that slave, given the current limits and the desired phase offset. Each non-reference slave is controlled by comparing the estimated current  $I_{\text{estimate}}(i)$  for the non-reference slave to the ghost current  $I_{\text{ghost}}(i)$ .

15 The ghost current may be calculated in a fashion similar to the calculation of the estimated current: during the ghost PMOS conduction state the ghost current  $I_{\text{ghost}}(i)$  (shown by solid line 84 in Fig. 22) is incremented by a ramp-up value  $\Delta I_{\text{up-ghost}}$  each clock cycle, and during the ghost NMOS conduction state the ghost current  $I_{\text{ghost}}(i)$  is decremented by the ramp-down value  $\Delta I_{\text{down-ghost}}$  each clock cycle. However, if the ghost current  $I_{\text{ghost}}(i)$  would exceed the upper current limit  $I_{\text{upper}}$ , then the ghost current is set equal to the upper current limit  $I_{\text{upper}}$ . Similarly, if the ghost current  $I_{\text{ghost}}(i)$  would fall below the lower current limit  $I_{\text{lower}}$ , then the ghost current is set equal to the upper current limit  $I_{\text{lower}}$ .

20 25 The ghost conduction states are triggered by the switching of the reference slave and the desired phase offsets (see Figs. 20 and 21). Specifically, the ghost switches to a ghost PMOS conduction state at the desired phase offset  $\Phi(i)$  after the reference slave switches to a PMOS conduction state. Similarly, the ghost switches to a ghost NMOS conduction state at the desired phase offset  $\Phi(i)$  after the reference slave switches to an NMOS conduction state.

30 As mentioned above, switching of the non-reference slaves is controlled by comparing the estimated current  $I_{\text{estimate}}(i)$  for the non-reference slave (shown by solid

line 86 in Fig. 23) to the ghost current  $I_{ghost}(i)$  for the non-reference slave (shown phantom line 84 in Fig. 23). Specifically, if the non-reference slave is in a PMOS conduction state, the ghost is in an NMOS conduction state, and the estimated current  $I_{estimate}(i)$  exceeds the ghost current  $I_{ghost}(i)$ , then the slave will switch to an NMOS conduction state. Similarly, if the non-reference slave is in an NMOS conduction state, the ghost is in a PMOS conduction state, and the estimated current  $I_{estimate}(i)$  falls below the ghost current  $I_{ghost}(i)$ , then the slave will switch to an PMOS conduction state. In other words, if the slave will switch the estimated current crosses the ghost current and the two current have opposite slopes. Thus, the slave is switched to effectively track the ghost current. In addition, if the ghost is in a PMOS conduction state, the non-reference slave will switch to an NMOS conduction state if the estimated current  $I_{estimate}(i)$  exceeds the ghost current  $I_{ghost}(i)$  by an current offset  $I_{over}$ , and if the ghost is in an NMOS conduction state, the non-reference slave will switch to a PMOS conduction state if the estimated current  $I_{estimate}(i)$  falls below the ghost current  $I_{ghost}(i)$  by an current offset  $I_{under}$ . This ensures that the slave current tracks the ghost current even if the ghost current is changing rapidly.

Referring to Fig. 24-27, in a fourth implementation, the digital control algorithm 64 calculates a “ghost” current for both the reference slave and the non-reference slaves, and both the reference slave and the non-reference slaves are controlled by comparing the estimated current  $I_{estimate}(i)$  to the ghost current  $I_{ghost}(i)$ .

Referring to Fig. 25, the digital control algorithm 64 generates a clock signal 90 having a switching frequency approximately equal to the desired switching frequency, e.g., 1 MHz, and a duty cycle D approximately equal to the desired duty cycle, e.g.,  $V_{out}/V_{in}$ . The duty cycle may be fixed based on nominal values of  $V_{in}$  and  $V_{nom}$ . The clock signal 90 is used to control the ghost conduction states of each ghost. Specifically, a clock signal may be generated for each active slave, with each clock signal offset by the desired phase offset  $\phi(i)$ . The ghost will be in a ghost PMOS conduction state when the clock signal 90 associated with the slave is high, and in a ghost NMOS conduction state when the clock signal 90 associated with the slave is low. For example, if three slaves are active, the third ghost switches after 1/3 of the switching period after the second ghost and 2/3 of the switching period after the first ghost. at the desired phase offset  $\phi(i)$  after the reference slave switches to a PMOS

conduction state.

As best shown by Figs. 25 and 26, the ghost currents are otherwise calculated in a fashion similar to the calculation of the ghost currents discussed with reference to the third implementation and Fig. 18: during the ghost PMOS conduction state the ghost current  $I_{ghost}(i)$  (shown by solid line 92 in Fig. 26) is incremented by the ramp-up value  $\Delta I_{up-ghost}$  each clock cycle, and during the ghost NMOS conduction state the ghost current  $I_{ghost}(i)$  is decremented by the ramp-down value  $\Delta I_{down-ghost}$  each clock cycle. However, if the ghost current  $I_{ghost}(i)$  would exceed the upper current limit  $I_{upper}$ , then the ghost current is set equal to the upper current limit  $I_{upper}$ . Similarly, if the ghost current  $I_{ghost}(i)$  would fall below the lower current limit  $I_{lower}$ , then the ghost current is set equal to the upper current limit  $I_{lower}$ .

Referring to Figs. 24 and 27, as mentioned above, switching of the non-reference slaves is controlled by comparing the estimated current  $I_{estimate}(i)$  for the non-reference slave (shown by solid line 94) to the ghost current  $I_{ghost}(i)$  for the non-reference slave (shown phantom line 92). Specifically, if the non-reference slave is in a PMOS conduction state, the ghost is in an NMOS conduction state, and the estimated current  $I_{estimate}(i)$  exceeds the ghost current  $I_{ghost}(i)$ , then the slave will switch to an NMOS conduction state. Similarly, if the non-reference slave is in an NMOS conduction state, the ghost is in a PMOS conduction state, and the estimated current  $I_{estimate}(i)$  falls below the ghost current  $I_{ghost}(i)$ , then the slave will switch to an PMOS conduction state. In other words, if the slave will switch the estimated current crosses the ghost current and the two current have opposite slopes. Thus, the slave is switched to effectively track the ghost current.

In addition, the non-reference slave will switch to an NMOS conduction state if the estimated current  $I_{estimate}(i)$  would exceed the upper current limit  $I_{upper}$ , or to a PMOS conduction state if the estimated current  $I_{estimate}(i)$  would fall below the lower current limit  $I_{lower}$ . To prevent excess switching that would reduce efficiency, the ramp-up and ramp-down values  $\Delta I_{up-ghost}$  and  $\Delta I_{down-ghost}$  of the ghosts may be set artificially lower than the ramp-up and ramp-down values  $\Delta I_{up}$  and  $\Delta I_{down}$  for the estimated current, e.g., by about 20-25%. Alternately, the ghost current could be permitted to exceed or fall below the upper and lower current limits  $I_{upper}$  and  $I_{lower}$  by some preset margin.

## WHAT IS CLAIMED IS:

1. A method of operating a voltage regulator having an input terminal to be coupled to an input voltage source, an output terminal to be coupled to a load, and a plurality of switching circuits to alternately couple and decouple the input terminal to the output terminal, comprising:
  - a) calculating an estimated current for each switching circuit, each estimated current representing a current passing through an inductor associated with the switching circuit;
  - b) calculating a total desired output current to pass through the inductors which will maintain an output voltage at the output terminal substantially constant; and
  - c) controlling the switching circuits based on the estimated current and the total desired output current so that a total current passing through the inductors is approximately equal to the total desired output current.
2. The method of claim 1, wherein steps (a) through (c) are iterated.
3. The method of claim 1, wherein steps (a) through (c) are iterated at a clock frequency  $f_{clock}$  which is significantly faster than a desired switching frequency  $f_{switch}$  of the switching circuit.
4. The method of claim 1, wherein calculating the total desired output current includes determining the total current passing through the switching circuits and determining a capacitive current flowing to or from capacitors coupled to the output terminal.
5. The method of claim 4, wherein determining the total current passing through the switching circuits includes summing the estimated current for each inductor.
6. The method of claim 4, wherein determining the capacitive current includes measuring a change in the output voltage.

7. The method of claim 6, wherein the capacitive current is calculated from the following equation:

$$I_{CAP} = C \cdot \frac{\Delta V_{out}}{\Delta T}$$

5 where C is the total capacitance of the capacitors coupled to the output terminal,  $\Delta V_{out}$  is the change in the output voltage over a clock cycle, and  $\Delta T$  is the duration of the clock cycle.

8. The method of claim 4, wherein calculating the total desired output current  
10 further includes determining an adjustment current for correcting an error in the output voltage.

9. The method of claim 8, wherein the adjustment current is proportional to a difference between the output voltage and a desired voltage.

15 10. The method of claim 9, further comprising increasing the desired voltage when the current is higher than a predetermined current level and decreasing the desired voltage when the current is lower than the predetermined current level.

20 11. The method of claim 1, further comprising determining a number of active switching circuits.

12. The method of claim 11, wherein the number of active switching circuits is generally proportional to the total desired current.

25 13. The method of claim 12, wherein a new number of active slaves is based on an old number of active switching circuits and the total desired current.

14. The method of claim 12, wherein the determination of the number of active  
30 slaves includes a hysteresis effect to avoid excessive changing of the number of active switching circuits.

15. The method of claim 11, further comprising calculating an individual desired output current for each switching circuit, the sum of the individual desired output currents being equal to the total desired output current.

5

16. The method of claim 15, wherein the individual desired current for the active switching circuits is approximately equal to the total desired current divided by the number of active switching circuits.

10 17. The method of claim 15, wherein the individual desired current for the inactive slaves is approximately zero.

18. The method of claim 1, wherein calculating the desired total current includes determining a desired voltage which is within a voltage tolerance of a nominal 15 voltage.

19. The method of claim 18, wherein determining the desired voltage includes setting the desired voltage above the nominal voltage when the current is near a maximum current and setting the desired voltage below the nominal voltage when the 20 current is near zero.

20. The method of claim 18, wherein determining the desired voltage includes adjusting the desired voltage by a term that is proportional to the difference between the current voltage and the desired voltage from a previous clock cycle.

25

21. The method of claim 20, wherein the desired voltage  $V_{desired[n+1]}$  for clock cycle  $n+1$  is determined by the following equation:

$$V_{desired[n+1]} = c_1 V_{nom} + c_2 (V_{nom} - V_{desired[n]}) + (c_1 + c_2) \left( 1 - 2 \frac{I_{load}}{I_{max}} \right) \cdot \Delta V_{swing} \quad (5)$$

where  $V_{nom}$  is a nominal voltage,  $V_{desired[n]}$  is the desired voltage from the clock cycle  $n$ ,

30  $I_{load}$  is the current passing through the load,  $I_{max}$  is the maximum current permitted through the load,  $\Delta V_{swing}$  is a change in voltage permitted by the voltage tolerance, and

$c_1$  and  $c_2$  are feedback constants.

22. A voltage regulator having an input terminal to be coupled to an input voltage source and an output terminal to be coupled to a load, comprising:

- 5        a) a plurality of switching circuit to intermittently couple the input terminal and the output terminal in response to a digital control signal;
- b) a plurality of filters to provide a generally DC output voltage at the output terminal, each filter including an inductor;
- c) a plurality of current sensors to generate a plurality of feedback signals derived from the currents passing through the switching circuits; and
- 10      d) a digital controller which receives and uses the plurality of feedback signals to
  - 15        i) calculate an estimated current for each switching circuit, each estimated current representing a current passing through the inductor associated with the switching circuit,
  - ii) calculate a total desired output current to pass through the inductors which will maintain an output voltage at the output terminal substantially constant, and
  - iii) generate the digital control signal based on the estimated current and the total desired output current so that a total current passing through the inductors is approximately equal to the total desired output current.

23. A method of determining a total desired current through a switching circuit in a voltage regulator in order to maintain an output voltage at an output terminal

- 25      substantially constant, the switching circuit intermittently coupling an input terminal to be coupled to an input voltage source to the output terminal to be coupled to a load, the voltage regulator including at least one capacitor coupled to the output terminal, comprising:

- measuring a first output voltage at the output terminal at a first time;
- 30      measuring a second output voltage at the output terminal at a second time;
- calculating an estimated current representing the current flowing through the inductor;

calculating a capacitance current representing a current flowing to or from the at least one capacitor based on a difference between the first output voltage and the second output voltage;

5 calculating a correction current based on a difference between a desired voltage and one of the first and second output voltages; and

calculating a total desired current for the voltage regulator from a difference between a sum of the estimated current and the correction current, and the capacitance current.

10 24. A voltage regulator having an input terminal to be coupled to an input voltage source and an output terminal to be coupled to a load, comprising:

a switching circuit to intermittently couple the input terminal and the output terminal in response to a digital control signal;

a filter to provide a generally DC output voltage at the output terminal;

15 a current sensor to generate a digital first feedback signal representing the current passing through the switching circuit;

a voltage sensor to generate a second feedback signal representing the output voltage; and

a digital controller which receives and uses the digital feedback signal to

20 generate the digital control signal, the digital controller configured to maintain the output voltage at the output terminal at a substantially constant level.

25 25. The voltage regulator of claim 24, wherein the switching circuit includes a rectifier to at least intermittently couple the output terminal to ground.

26

26. The voltage regulator of claim 24, wherein the switching circuit, filter and current sensor are fabricated on a first IC chip, and the digital controller is fabricated on a second, separate IC chip.

30 27. The voltage regulator of claim 24, wherein the digital feedback signal indicates whether the current exceeds a threshold current.

28. The voltage regulator of claim 27, wherein the current sensor generates a plurality digital feedback signals, each signal representing whether the current has exceeded a different threshold current.

5 29. The voltage regulator of claim 27, wherein the current sensor generates a plurality digital feedback signals, each signal representing whether the current has crossed a different threshold current.

10 30. The voltage regulator of claim 27, further comprising a fault protection circuit to override the digital control signal and open the switching circuit if the current passing through the switching circuit exceeds a safety limit, the safety limit being larger than the threshold current.

15 31. The voltage regulator of claim 30, wherein the fault protection circuit generates a second digital feedback signal which is received by the digital controller if the current exceeds the safety limit.

20 32. The voltage regulator of claim 27, wherein the switching circuit includes a first transistor to couple the output terminal to the input terminal and a second transistor to couple the output terminal to ground.

25 33. The voltage regulator of claim 32, wherein the current sensor includes a first sensor to generate a first digital feedback signal on a first feedback line indicating the current passing through the first transistor and a second sensor to generate a second digital feedback signal on a second line representing the current passing through the second transistor.

30 34. The voltage regulator of claim 33, wherein the first and second feedback lines are coupled to a third feedback line which is coupled to the digital controller, and the digital controller includes logic to determine which transistor is represented by the signal on the third feedback line.

35. The voltage regulator of claim 32, further comprising an interpreter located on the slave which receives the digital control signal and converts the digital control signal into a command to switch the first and second transistors.

5 36. The voltage regulator of claim 35, wherein the digital control signal generated by the digital controller includes a first control signal on a first control line and a second control signal on a second line, and the interpreter converts the first control signal into a command to open the first transistor and close the second transistor and converts the second control signal into a second command to close the first transistor and open the second transistor.

10 37. The voltage regulator of claim 36, wherein the digital control signal generated by the digital controller includes a third control signal on a third control line, and the interpreter converts the third control signal into a command to open the first and second transistors.

15 38. The voltage regulator of claim 37, wherein the interpreter converts the third control signal into a command to open the first and second transistors if the second transistor is closed and the current falls below zero.

20 39. The voltage regulator of claim 24, further comprising a state sensor to generate a digital state signal indicating the state of the switching regulator which is received by the digital controller.

25 40. The voltage regulator of claim 24, wherein the slave includes an interpreter which receives the digital control signal and converts the digital control signal into a command to switch the switching circuit.

41. A voltage regulator having an input terminal to be coupled to an input voltage source and an output terminal to be coupled to a load, comprising:

30

- a) a plurality of slaves, each slave including
  - i) a switching circuit to intermittently couple the input terminal

and the output terminal in response to a digital control signal,

- ii) a filter to provide a generally DC output voltage at the output terminal;
- iii) a current sensor to generate a digital feedback signal

5 representing the current passing through the switching circuit; and

- b) a digital controller which receives and uses the digital feedback signals from the slave plurality of slaves to generate a plurality of digital control signals, the digital controller configured to maintain the output voltage at the output terminal at a substantially constant level.

10

42. A method of operating a voltage regulator having an input terminal to be coupled to an input voltage source and an output terminal to be coupled to a load, comprising:

- intermittently coupling the input terminal and the output terminal with a switching circuit in response to a digital control signal;
- filtering an output of the switching circuit to provide a generally DC output voltage at the output terminal;
- generating a digital feedback signal representing the current passing through the switching circuit with a current sensor; and

20 receiving and using the digital feedback signal from the slave in a digital controller to generate the digital control signal, the digital controller configured to maintain the output voltage at the output terminal at a substantially constant level.

43. A voltage regulator having an input terminal to be coupled to an input voltage source and an output terminal to be coupled to a load, comprising:

- a switching circuit to intermittently couple the input terminal and the output terminal in response to a control signal;
- a filter to provide a generally DC output voltage at the output terminal; and
- a digital controller which operates at a clock frequency  $f_{clock}$  which is

30 significantly faster than a desired switching frequency  $f_{switch}$  of the switching circuit, wherein each clock cycle the digital controller receiving a first digital feedback signal derived from an output voltage at the output terminal and a second digital feedback

signal derived from a current passing through the switching circuit, and generates the control signal to control the switching circuit so that the output voltage is maintained at a substantially constant level.

5 44. The voltage regulator of claim 43, further comprising a current sensor to generate the first digital feedback signal.

45. The voltage regulator of claim 44, further comprising a voltage sensor to generate the second digital feedback signal.

10

46. The voltage regulator of claim 45, wherein the voltage sensor includes an analog-to-digital converter.

15 47. The voltage regulator of claim 46, wherein the voltage sensor further includes a voltage sampler.

48. The voltage regulator of claim 45, wherein the switching circuit, filter and current sensor are fabricated on a first IC chip and the digital controller and voltage sensor are fabricated on a second, different IC chip.

20

49. The voltage regulator of claim 45, wherein the switching circuit, filter and current sensor are fabricated on a first IC chip, the voltage sensor is fabricated on a second IC chip, and the digital controller is fabricated on a third IC chip.

25 50. The voltage regulator of claim 43, wherein the first digital feedback signal represents the difference between the output voltage and a nominal voltage.

30 51. The voltage regulator of claim 43, wherein the first digital feedback signal represents the difference between the output voltage in a current clock cycle and an output voltage in a previous clock cycle.

52. The voltage regulator of claim 43, wherein each clock cycle the digital

controller receives a third digital feedback signal derived from an output voltage at the output terminal.

53. The voltage regulator of claim 52, wherein the first digital feedback signal is  
5 equal to the difference between the output voltage and a nominal voltage, and the  
third digital feedback signal is equal to the difference between the output voltage in a  
current clock cycle and an output voltage in a previous clock cycle.

54. The voltage regulator of claim 43, wherein the first digital feedback signal is  
10 the output voltage.

55. The voltage regulator of claim 43, wherein digital controller is coupled to the  
output terminal, and the controller includes a sampling circuit to capture a difference  
between the output voltage and a reference voltage, the digital controller further  
15 including an analog-to-digital converter to convert the charge held by the sampling  
circuit into a digital signal.

56. The voltage regulator of claim 32, wherein the reference voltage is ground.

20 57. The voltage regulator of claim 32, wherein the reference voltage is a nominal  
voltage.

58. The voltage regulator of claim 32, wherein the reference voltage is an output  
voltage from a previous clock cycle.

25 59. The voltage regulator of claim 43, further comprising a plurality of switching  
circuits to intermittently couple the input terminal and the output terminal, wherein  
each clock cycle the digital controller receives a second digital feedback signal for  
each switching circuit and generates a control signal for that switching circuit, each  
30 second digital feedback signal derived from a current passing through an associated  
switching circuit.

60. A method of operating a voltage regulator having an input terminal to be coupled to an input voltage source and an output terminal to be coupled to a load, comprising:

5        intermittently coupling the input terminal and the output terminal with a switching circuit in response to a control signal

filtering an output of the switching circuit to provide a generally DC output voltage at the output terminal; and

10        operating a digital controller at a clock frequency  $f_{clock}$  which is significantly faster than a desired switching frequency  $f_{switch}$  of the switching circuit;

15        receiving a first digital feedback signal derived from an output voltage at the output terminal in the digital controller each clock cycle;

receiving a second digital feedback signal derived from a current passing through the switching circuit in the digital controller each clock cycle; and

20        generating the control signal with the digital controller to control the switching circuit so that the output voltage is maintained at a substantially constant level.

61. A method of operating a voltage regulator having an input terminal to be coupled to an input voltage source, an output terminal to be coupled to a load, a switching circuit to couple the input terminal to an intermediate terminal, and a filter having an inductor to generate a substantially DC voltage at the output terminal, comprising:

25        storing an initial estimated current representing the current flowing through the inductor;

adjusting the initial estimated current based on the status of the switching circuit to generate a new estimated current;

30        determining a total desired output current to pass through the inductor which will maintain an output voltage at the output terminal substantially constant; and

controlling the switching circuit based on the estimated current and the total desired output current so that a total current passing through the inductor is approximately equal to the total desired output current.

62. The method of claim 61, wherein the switching circuit includes a first

transistor to intermittently couple the input terminal to the intermediate terminal, and a second transistor to intermittently couple the intermediate terminal to ground.

63. The method of claim 62, wherein the adjusting step includes adding an 5 incremental current to the initial estimated current if the first transistor is closed.

64. The method of claim 62, wherein the adjusting step includes subtracting a decremental current from the initial estimated current if the second transistor is closed.

10

65. The method of claim 61, wherein the switching circuit includes a first transistor to intermittently couple the input terminal to the intermediate terminal, and a diode to intermittently couple the intermediate terminal to ground.

15

66. The method of claim 61, wherein the storing and adjusting steps occur at a clock frequency.

67. The method of claim 66, wherein the clock frequency is significantly faster than a desired switching frequency of the switching circuit.

20

68. The method of claim 66, wherein the adjusting step includes adding an incremental current to the initial estimated current if the intermediate terminal is coupled to the input terminal and subtracting a decremental current from the initial estimated current if the intermediate terminal is coupled to ground.

25

69. The method of claim 68, wherein the incremental current is selected based on an input voltage at the input terminal, an output voltage at the output terminal, an inductance of an inductor disposed between the switching circuit and the output terminal, and the clock frequency.

30

70. The method of claim 69, wherein the incremental current is calculated from  $(V_{in} - V_{out})/L \times f_{clock}$ , where  $V_{in}$  represents the input voltage,  $V_{out}$  represents the output

voltage, L represents the inductance, and  $f_{clock}$  represents the clock frequency.

71. The method of claim 68, wherein the decremental current is selected based on an output voltage at the output terminal, an inductance of an inductor disposed

5 between the intermediate terminal and the output terminal, and the clock frequency.

72. The method of claim 71, wherein the decremental current is calculated from  $V_{out}/L \times f_{clock}$ , where  $V_{out}$  represents the output voltage, L represents the inductance, and  $f_{clock}$  represents the clock frequency.

10

73. The method of claim 68, wherein the incremental and decremental currents are based on nominal values.

74. The method of claim 68, wherein the incremental and decremental currents are 15 dynamically adjusted.

75. The method of claim 61, further comprising generating a feedback signal representing the actual current passing through the switching circuit and correcting the estimated current based on a feedback signal.

20

76. The method of claim 75, wherein the storing and adjusting steps occur at a higher frequency than the correcting step.

25

77. The method of claim 76, wherein the storing and adjusting steps are performed in a series of clock cycles, and the correcting step occurs in some of the clock cycles.

78. The method of claim 61, wherein the feedback signal indicates whether the actual current is above or below a threshold current.

30

79. The method of claim 78, further comprising holding the estimated current at about the threshold current if the intermediate terminal is coupled to the input terminal, if adding the incremental current would cause the estimated current to

exceed the threshold current, and if the feedback signal indicates that the actual current is below the threshold current.

80. The method of claim 78, further comprising holding the estimated current at  
5 about the threshold current if the intermediate terminal is coupled to ground, and if  
subtracting the incremental current would cause the estimated current to fall below the  
threshold current, and if the feedback signal indicates that the actual current is above  
the threshold current.

10 81. The method of claim 88, further comprising setting the estimated current equal  
to the threshold current if the switching circuit is closed, if the estimated current is  
less than the threshold current, and if the feedback signal indicates that the actual  
current is above the threshold current.

15 82. The method of claim 78, further comprising setting the estimated current equal  
to the threshold current if the output terminal is coupled to ground, if the estimated  
current is greater than the threshold current, and if the feedback signal indicates that  
the actual current is below the threshold current.

20 83. The method of claim 68, further comprising adjusting the estimated current for  
a delay time created by the switching time required to trip a comparator in a sensor  
that generates the feedback signal and the propagation time required for the feedback  
signal to travel from the sensor to a controller that controls the switching circuit.

25 84. The method of claim 68, wherein the adjustment is based on the incremental  
value, the clock cycle and the switching frequency.

85. The method of claim 68, wherein the adjustment is based on the decremental  
value, the clock cycle and the switching frequency.

30 86. A method of estimating a current passing through an inductor in a voltage  
regulator, the voltage regulator including a switching circuit to intermittently couple

an output terminal to an input terminal, comprising:

storing an initial estimated current representing the current flowing through the inductor; and

adjusting the initial estimated current based on the status of the switching

5 circuit to generate a new estimated current.

87. A method of estimating a current passing through an inductor in a voltage regulator, the voltage regulator including a switching circuit to intermittently couple an output terminal to an input terminal, comprising:

10 storing an initial estimated current representing the current flowing through the inductor;

adding an incremental current to the initial estimated current if the output terminal is coupled to the input terminal; and

15 subtracting a decremental current from the initial estimated current if the output terminal is coupled to ground.

88. A voltage regulator having an input terminal to be coupled to an input voltage source and an output terminal to be coupled to a load, comprising:

20 a) a switching circuit to intermittently couple the input terminal and the output terminal in response to a control signal;

b) a filter to provide a generally DC output voltage at the output terminal, the filter including an inductor;

c) a digital controller which

25 i) stores an initial estimated current representing the current flowing through the inductor,

ii) adjusts the initial estimated current based on the status of the switching circuit to generate a new estimated current,

iii) determines a total desired output current to pass through the inductor which will maintain an output voltage substantially constant, and

30 iv) generates the control signal based on the adjusted estimated current and the total desired output current to control the switching circuit so that the output voltage is maintained at a substantially constant level.

89. A method of operating a voltage regulator having an input terminal to be coupled to an input voltage source, an output terminal to be coupled to a load, and at least one switching circuit to intermittently couple the input terminal and the output terminal, comprising:

5 determining an estimated current for each of the at least one switching circuits, each estimated current representing a current passing through an inductor in an associated switching circuit;

10 calculating a desired total output current through the inductors which will maintain an output voltage at the output terminal at a substantially constant level;

calculating an upper current limit and a lower current limit, the average of the upper current limit and lower current limit being equal to an individual desired output current for one of the inductors; and

15 for one or more of the switching circuits, causing the switching circuit to couple the input terminal to the output terminal when the estimated current falls below the lower current limit, and causing the switching circuit to couple the output terminal to ground when the estimated current exceeds the upper current limit.

90. The method of claim 89, wherein the voltage regulator includes a plurality of  
20 switching circuits.

91. The method of claim 90, further comprising selecting one of the plurality of switching circuits as a reference circuit, the remaining switching circuits being non-reference circuits.

25 92. The method of claim 91, further comprising determining a desired phase offset for each non-reference switching circuit.

93. The method of claim 92, wherein the reference circuit couples the input  
30 terminal and the output terminal when the estimated current falls below the lower current limit, and couples the output terminal to ground when the estimated current exceeds the upper current limit.

94. The method of claim 92, further comprising calculating a plurality of upper current limits and a plurality of lower current limits, there being one upper current limit and one lower current limit associated with each non-reference circuit.

5

95. The method of claim 94, wherein each non-reference circuit couples the input terminal and the output terminal when an associated estimated current falls below an associated lower current limit, and couples the output terminal to ground when the associated estimated current exceeds an associated upper current limit.

10

96. The method of claim 95, wherein the pluralities of upper and lower current limits are derived from a desired switching frequency and the desired phase offsets.

97. The method of claim 95, further comprising measuring the actual phase offsets

15 between the reference circuit and the non-reference circuits.

98. The method of claim 95, wherein the difference between the upper and lower current limit is adjusted due to the difference between the actual phase offset and the desired phase offsets.

20

99. The method of claim 92, wherein each non-reference circuit couples the input terminal and the output terminal at the desired phase offset after the reference circuit couples the input terminal and the output terminal.

25

100. The method of claim 99, wherein each non-reference circuit couples the output terminal to ground if the associated estimated current exceeds the associated upper current limit.

101. The method of claim 92, wherein each non-reference circuit couples the output terminal to ground at the desired phase offset after the reference circuit couples the output terminal to ground.

102. The method of claim 101, wherein each non-reference circuit couples the input terminal and the output terminal if the associated estimated current falls below the associated lower limit.

5 103. A method of operating a voltage regulator having an input terminal to be coupled to an input voltage source, an output terminal to be coupled to a load, and at least one switching circuit to intermittently couple the input terminal and the output terminal, comprising:

10 determining an estimated current for each of the at least one switching circuits, each estimated current representing a current passing through an inductor associated with each switching circuit;

calculating a desired total output current through the inductors which will maintain an output voltage at the output terminal at a substantially constant level;

15 for one or more of the switching circuits, calculating a desired individual current;

20 for one or more of the switching circuits, comparing the estimated current to the desired individual current and causing the switching circuit to switch so that the current flowing through the switching circuit is approximately equal to the desired current.

104. The method of claim 103, wherein the voltage regulator includes a plurality of switching circuits.

25 105. The method of claim 104, further comprising determining a desired phase offset for each switching circuit.

106. The method of claim 105, further comprising determining a phantom state for at least one of the switching circuits.

30 107. The method of claim 106, further comprising selecting one of the plurality of switching circuits as a reference circuit, the remaining switching circuits being non-reference circuits.

108. The method of claim 107, wherein a phantom state is determined for each non-reference circuit.

5 109. The method of claim 107, further comprising calculating an upper current limit and a lower current limit for the reference circuit.

10 110. The method of claim 109, further comprising causing the reference circuit to couple the input terminal to the output terminal when the estimated current falls below the lower current limit, and causing the reference circuit to couple the output terminal to ground when the estimated current exceeds the upper current limit.

111. The method of claim 110, wherein phantom states of the non-reference circuits are derived from the state of the reference circuit and the desired phase offsets.

15 112. The method of claim 106, wherein a desired current is calculated for each switching circuit.

20 113. The method of claim 112, wherein a phantom states is determined for each switching circuit.

114. The method of claim 112, wherein the phantom states of the switching circuits are based on a clock signal and the desired phase offsets.

25 115. The method of claim 106, wherein determining the desired current includes storing an initial desired current and adjusting the initial desired current based on the phantom state for the at least one switching circuit to generate a new desired current.

30 116. The method of claim 115, wherein adjusting the initial desired current includes adding an incremental current to the initial desired current if the phantom state indicates the output terminal is coupled to the input terminal and subtracting a decremental current from the initial estimated current if the phantom state indicates

the output terminal is coupled to ground.

117. The method of claim 106, further comprising causing the at least one switching circuit to switch if the estimated current crosses the desired current and the  
5 state of the reference circuit is not the same as the phantom state.

118. The method of claim 117, wherein the causing step includes coupling the output terminal and ground if the estimated current exceeds the desired current.

10 119. The method of claim 117, wherein the causing step includes coupling the output terminal and the input terminal if the estimated current falls below the desired current.

15 120. The method of claim 117, further comprising causing the at least one switching circuit to couple the input terminal to the output terminal when the estimated current falls below the lower current limit, and causing the at least one switching circuit to couple the output terminal to ground when the estimated current exceeds the upper current limit.

20 121. The method of claim 117, further comprising causing the at least one switching circuit to couple the input terminal to the output terminal if the estimated current falls below the desired current by a first preset margin, and causing the at least one switching circuit to couple the output terminal to ground if the estimated current exceeds the desired current by a second preset margin.

25 122. A method of operating a voltage regulator having an input terminal to be coupled to an input voltage source, an output terminal to be coupled to a load, and a plurality of switching circuits to intermittently couple the input terminal and the output terminal, comprising:

30 selecting one of the plurality of switching circuits as a reference circuit; determining a desired phase offset for the remaining switching circuits; determining an estimated current for each switching circuit, each estimated

current representing a current passing through an inductor associated with the switching circuit;

calculating a desired total output current through the switching circuits which will maintain an output voltage at the output terminal at a substantially constant level;

5 causing the switching circuit to couple the output terminal to the input terminal or to ground in a manner so as to substantially achieve the desired phase offsets and the desired total output current.

1 / 17







FIG.- 1

2 / 17

**FIG.\_1A**

3 / 17

**FIG. 2****FIG. 3**
















FIG.\_ 3A

5 / 17



**FIG. 10****FIG. 4**

**FIG. 5****FIG. 6A****FIG. 6B****FIG. 7A****FIG. 7B**

7 / 17



8 / 17

**FIG.\_9****FIG.\_11**




FIG. 12




FIG. 13A

10 / 17




FIG. 14




FIG. 16

11 / 17




FIG. 15




FIG. 17

12 / 17





FIG.\_18

13 / 17

**FIG.\_19**

14 / 17




FIG. 20




FIG. 21

15 / 17




FIG. 22




FIG. 23

16 / 17







FIG.\_24

17 / 17

**FIG.\_25****FIG.\_26****FIG.\_27**

## INTERNATIONAL SEARCH REPORT

International application No.  
PCT/US99/25720

## A. CLASSIFICATION OF SUBJECT MATTER

IPC(6) :G05F 1/50, 3/335  
US CL : 323/222, 266, 273, 275, 282

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 323/222, 266, 273, 275, 282

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched  
noneElectronic data base consulted during the international search (name of data base and, where practicable, search terms used)  
none

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 3,978,393 A (WISNER et al) 31 August 1976 (31.08.76), Fig.5	1-122
A	US 4,034,232 A (LAVENTURE) 05 July 1977 (05.07.77), Fig.1 and 2	1-122
A	US 4,716,267 A (REYNOLDS) 29 December 11087 (29.12.87), Figs. 1 and 3C	1-122

 Further documents are listed in the continuation of Box C. See patent family annex.

* Special categories of cited documents:	*T*	later document published after the international filing date or priority date and not in conflict with the application but cited to ... and the principle or theory underlying the invention
*A* document defining the general state of the art which is considered to be of particular relevance		
*E* earlier document published on or after the international filing date	*X*	document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
*L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	*Y*	document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
*O* document referring to an oral disclosure, use, exhibition or other means	*&*	document member of the same patent family
*P* document published prior to the international filing date but later than the priority date claimed		

Date of the actual completion of the international search

27 JANUARY 2000

Date of mailing of the international search report

14 February 2000 (14.02.00)

Name and mailing address of the ISA/US  
Commissioner of Patents and Trademarks  
Box PCT  
Washington, D.C. 20231

Facsimile No. (703) 305-3230

Authorized officer

MATTHEW V. NGUYEN

Telephone No. (703) 308-0956